# DO-214AA SMB Package Thyristor Surge Suppressors TSS P0080SB VDRM 6V VS 25V

### **Basic Information**

• Place of Origin: Shenzhen, Guangdong, China

• Brand Name: SOCAY

Certification: REACH,RoHS,ISO

Model Number: P0080SBMinimum Order Quantity: 2500PCSPrice: Negotiable

Packaging Details: AMMO packing bulkDelivery Time: 5-8 work days



## **Product Specification**

• Description: Thyristor Surge Suppressors (TSS)

• Package Type: DO-214AA/SMB

VDRM (Min.): 6V
IDRM: 5μA
Vs @100V/μS (Max.): 25V
Is (Max.): 800mA
Vt @It=2.2A (Max.): 4V
It (Max.): 2.2A
Ih (Min.): 50mA
C0 @1MHz,2V Bias (Typ.): 80pF

• Highlight: SMB Thyristor Surge Suppressors,

DO-214AA Thyristor Surge Suppressors,

P0080SB

# **Product Description**

(TSS) P0080SB DO-214AA (SMB) Package Thyristor Surge Suppressors VDRM 6V VS 25V Marking P008B

DATASHEET: PXXX0SB\_v2103.1.pdf


Part Number	Marking	V <sub>DRM</sub> @I <sub>DRM</sub> =5 μΑ	@100V/μ	V <sub>T</sub> @I <sub>T</sub> =2.2 A	I <sub>S</sub>	I <sub>T</sub>	I <sub>H</sub>	C0 @1MHz, 2V bias
		V min	V max	V max	mA max	A max	mA min	pF typ
P0080S B	P008B	6	25	4	800	2.2	50	80
P0300S B	P03B	25	40	4	800	2.2	50	80
P0640S B	P06B	58	77	4	800	2.2	150	80
P0720S B	P07B	65	88	4	800	2.2	150	75
P0900S B	P09B	75	98	4	800	2.2	150	70
P1100S B	P11B	90	130	4	800	2.2	150	70
P1300S B	P13B	120	160	4	800	2.2	150	65
P1500S B	P15B	140	180	4	800	2.2	150	65
P1800S B	P18B	170	220	4	800	2.2	150	65
P2300S B	P23B	190	260	4	800	2.2	150	60
P2600S B	P26B	220	300	4	800	2.2	150	60
P3100S B	P31B	275	350	4	800	2.2	150	50
P3500S B	P35B	320	400	4	800	2.2	150	50
P4200S B	P42B	400	520	4	800	2.2	150	40

#### Notes:

Vs is measured at 100KV/s. Off-state capacitance is measured in  $V_{DC}$ =2V,  $V_{RMS}$ =1V, f=1MHz.

The TSS are characterised by precise conduction, fast response, high surge absorption capacity, biaxial symmetry and high reliability.





#### Description:

PXXXOSB Series are designed to protect broadband equipment such as modems, line card, CPE and DSL from damaging over-voltage transients. The series provides a surface mount solution that enables equipment to comply with global regulatory standards.

#### Features:

- u Low voltage overshoot
- u Low on-state voltage
- u Does not degrade surge capability after multiple surge events within limit u Fails short circuit when surged in excess of ratings
- u Low Capacitance

Parameter	Definition
Is	Switching Current - maximum current required to switch to on state
I <sub>DRM</sub>	Leakage Current - maximum peak off-state current measured at VDRM
IH	Holding Current - minimum current required to maintain on state
I <sub>T</sub>	On-state Current - maximum rated continuous on-state current
V <sub>S</sub>	Switching Voltage - maximum voltage prior to switching to on stat
V <sub>DRM</sub>	Peak Off-state Voltage - maximum voltage that can be applied while maintaining off state
V <sub>T</sub>	On-state Voltage - maximum voltage measured at rated on-state current
C <sub>0</sub>	Off-state Capacitance - typical capacitance measured in off state

Series	2/10μS <sup>1</sup>	8/ 2 0 µ S	10/160µS <sup>1</sup>	10/560µS <sup>1</sup>	10/1000μS 1	5/310μS <sup>1</sup>	I <sub>TSM</sub> 50/60 Hz	di/dt
	2/10µS <sup>2</sup>	1. 2/ 5 0 µ S 2	10/160µS²	10/560µS <sup>2</sup>	10/1000μS 2	10/700μS²		
	A min	in	A min	A min	A min	A min	A MIN	Amps/μs max
В	250	2 5 0	150	100	80	100	30	500


Notes: Current waveform ir μs Voltage waveform ir μs	- The device must initially be in thermal equilibrium with -40°C < Ij <
--	---

High Temp Voltage Blocking Temp Cycling	80% Rated VDRM (VAC Peak ) +125°C or +150°C, Lead Material Copper Alloy High Temp Voltage Blocking 504 or 1008 hrs. MIL-STD-750 (Method 1040) JEDEC, JESD22-A-101 -65°C to +150°C, 15 min. dwell, 10 up to 100 cycles. MIL-STD- 750 (Method 1051) EIA/JEDEC,	
	JESD22-A104	
Biased Temp & Humidity	52 VDC (+85°C) 85%RH, 504 up to 1008 hrs. EIA/ JEDEC, JESD22-A-101	
High Temp Storage	+150°C 1008 hrs. MIL-STD-750 (Method 1031) JEDEC, JESD22- A-101	
Low Temp Storage	-65°C, 1008 hrs.	
Thermal Shock	0°C to +100°C, 5 min. dwell, 10 sec. transfer, Thermal Shock 10 cycles. MIL-STD-750 (Method 1056) JEDEC, JESD22-A-106	
Autoclave (Pressure Cooker Test)	+121°C, 100%RH, 2atm, 24 up to 168 hrs. EIA/Cooker Test) JEDEC, JESD22-A-102	
Resistance to Solder Heat	+260°C, 30 secs. MIL-STD-750 (Method 2031	
Moisture Sensitivity Level	85%RH, +85°C, 168 hrs., 3 reflow cycles Level (+260°C Peak). JEDEC-J-STD-020, Level 1	

Lead Material	Copper Alloy	
Terminal Finish	100% Matte-Tin Plated	
	UL recognized epoxy meeting flammability classification 94V-0	

Part Number	Component Package	Quantity	Packading ()ntion	Packaging Specification
Pxxx0SB	DO-214AA	2500	Tape & Reel - 12mm/13"tape	EIA -481 - D

nermal Considerations							
Package	Symbol	Parameter	Value	Unit			
DO-214AA	Tu	Operating Junction Temperature Range	- 40 to + 150	°C			
	Ts	Storage Temperature Range	- 40 to +150	°C			
-	ReJA	Thermal Resistance: Junction to Ambient	90	°C/W			



### Selection of semiconductor discharge tubes:

When selecting TSS, the following principles should generally be followed:

- 1. Selection of cut-off voltage VDRM: The cut-off voltage must be greater than the maximum operating voltage of the protected circuit;
- 2. Selection of transition voltage VBO: The transition voltage must be less than the maximum transient peak voltage that the

equipment can withstand;

- 3. Selection of the holding current IH: the holding current must be greater than the operating current and short-circuit current of the equipment;
- 4. Selection of parasitic capacitance C: The parasitic capacitance is selected according to the insertion loss allowed by the circuit or the frequency of signal transmission;
- 5. Selection of surge current: Different levels of surge current are selected according to the requirements of the circuit or surge test standards.



+8618126201429

sylvia@socay.com

socaydiode.com

4/F, Block C, HeHengXing Science & Technology Park, 19 MinQing Road, LongHua District, Shenzhen City, GuangDong Province, China